Informatics Publishing Limited

Harshitha K. Raj ¹, S. R. Sujatha ¹, M. Siddappa ¹, P. Satish Kumar ²

Affiliations
1 SSIT, Tumkur, IN
2 CRL-BEL, Bangalore, IN

Abstract

As various applications have been developed for different intention in Embedded System the boot loader plays important role in system, especially the embedded systems which are widely used in different field. Windows CE6.0 is the operating system used that assorts with the device drivers, the platform for applications and the core of Embedded System. The Boot loader is a program that loads the main operating system. Boot loader is a piece of code that runs before any operating system running. It is mainly to initialize hardware, boot the system, and download programs into RAM. The SDCARD boot and Ethernet Boot (EBOOT) are the most common known boot loader. In this paper, we present a two ways of loading process of operating system namely SDCARD Boot and EBOOT.

Keywords

Boot Loader, SDCARD, EBOOT, WINDOWS CE 6.0 Operating System, Embedded System.

Full Text

     

B. KaliVara Prasad ¹, P. Satish Kumar ², B. Stephen Charles ³, T. Madhu ⁴

Affiliations
1 Department of ECE, KL University, Guntur, Andhra Pradesh, IN
2 Department of ECE, MLR Institute of Technology, Hyderabad, Andhra Pradesh, IN
3 Department of ECE, SSCET, Kurnool, Andhra Pradesh, IN
4 Department of ECE, SIET, Narsapur, Andhra Pradesh, IN

Abstract

The re-configurability of Field Programmable Gate Arrays (FPGA) plays an important role in reducing on-chip testing hardware relative to Application Specific Integrated-Circuits (ASICs). In general, fault coverage is directly related to the number and scope of test configurations that are created. To operate effectively, the specific location of the fault should be clearly identified. The fault coverage issue has been further complicated in recent years by the introduction of FPGA devices with millions of programmable switch points. This paper aims at the fault detection and location of interconnects in an FPGA. The proposed testing scheme uses a test manager, which defines a part of the chip as pattern generator and the other half as response analyzer. The chip is reconfigured several times to cover all portions of interconnect. Testing is done in two phases, phase one involves several reconfigurations intended to detect various faults in the interconnect structure. Another phase involves extensively testing the complete interconnect structure for all possible faults namely configurable interconnection points stuck on and (or) stuck off, wire stuck-at-1, wire stuck-at-0, two adjacent wires short, and wires open etc.

Keywords

FPGA, Interconnects, CLBs, Fault Diagnosis, Failure.

Full Text